
(formerly Encyclopedic directory)
Verilog
Home /
Top /
Science /
Technology /
Electronics /
Design /
Hardware Description Languages /
Verilog
See also:
|
 |
 |
 |
Insert Article
Related articles
|
 |
 |
 |
Webmasters: Add your website here:
Readers: Edit |
Discuss Listings
Doone Publications Offers a practical guide for designing, synthesizing, and simulating ASIC and FPGA using VHDL. http://www.doone.com/hdl_chip_des.html
Verilog Quicktart Book by James M. Lee. Details on the book and a interactive Verilog FAQ. http://www.jmlzone.com/
Project VeriPage Your one stop source for Verilog Programming Language Interface (PLI) resources http://www.angelfire.com/ca/verilog/
Rajesh Bawankule's Verilog Center Verilog FAQ, online books, technical tips and papers, productivity tools. http://www.angelfire.com/in/rajesh52/
A Brief Introduction to PLI A brief introduction to Programming Language Interface. http://home.europa.com/~celiac/pli.html
Verilog.net Directory of Verilog documents, tutorials, tools, vendors, books. http://www.verilog.net/
International Cadence Usergroup Information on conference 2003, conference archives, a special interest group and FAQ. http://www.cadenceusers.org/
Verilog OnLine Introductory Training Course A Verilog-HDL OnLine training course. This is an interactive, self-directed introduction to the Verilog language complete with examples and exercises. It covers the full language, including UDPs and PLI. http://www.vol.webnexus.com/
Hello, World program Example simple Verilog program http://www2.latech.edu/~acm/helloworld/verilog.html
Verilog Designer s Guide What is Verilog? A Brief History of Verilog. Tutorial. Verilog design tips. http://www.doulos.com/knowhow/verilog_designers_guide/
Doulos KnowHow - Verilog Models Analog-to-Digital Converter, Shift Register, Simple RAM Model, Universal Asynchronous Receiver (UAR), 8-bit x 8-bit Pipelined Multiplier models. http://www.doulos.com/knowhow/verilog_models/
Verilog HDL Toolbox By Simucad. 64-bit Verilog HDL simulation products for FPGA and ASIC design and test. Included are a Verilog HDL Finite State Machine Editor, Waveform Viewer, and Chromocoded Text Editor. http://www.simucad.com/
Alternate Verilog FAQ Verilog FAQ: Includes answers to frequently asked questions and lots of links to other useful sites. http://www.angelfire.com/in/verilogfaq/
Converter from verilog to html A free perl script that converts verilog to html with most things linked. Also creates hierarchies and indexes for your design. http://www.burbleland.com/v2html/v2html.html
Source Navigator for Verilog a version of Source Navigator that works with Verilog. Provides class and hierarchy views of Verilog designs. http://snverilog.sourceforge.net/
Verilog PLI using Java Java PLI extends the Verilog PLI interface to support Java applications. http://www.javapli.com/
Handbook on Verilog HDL a handbook describing the basics of Verilog including some history and several examples. http://www.eg.bucknell.edu/~cs320/1995-fall/verilog-manual.html
Asic Tools Web based verilog generation tools for the common tasks such as crc and lfsr. Also contains links of interest to asic designers. http://www.employees.org/~surendra/asic/
On-line Verilog HDL Quick Reference Guide Based on the IEEE 1364-1995 standard by Stuart Sutherland of Sutherland HDL, Inc. http://www.sutherland-hdl.com/on-line_ref_guide/vlog_ref_top.html
Verilog Introduction For Digital Design A simple introduction to digital design using Verilog; thus, many features of verilog itself are left uncovered. http://oldeee.see.ed.ac.uk/~gerard/Teach/Verilog/
Celia's Verilog and EDA Tips, links and resources. http://home.europa.com/~celiac/ver_eda.html
ASIC World Verilog tutorial, Digital Electronics tutorial. With Sample questions asked in Interviews. Links to free tools and books. Examples. http://www.deeps.org/
Verilog HDL Collection of Verilog HDL source code examples, such as shift register, clock divider, counter, decoder, microcontroller derivative. Lectures by Mr. Noel S. Patron: Introduction to Verilog, Sample Verilog programs. http://cengine.topcities.com/ce180/verilog/
|
|